A digitally controlled very high frequency synthesizer by Middleton, J. H.
N A S A  TECHNICAL NOTE 
04 
00 
My 

n 
z 
c 

4 
m 
4 z 

A DIGITALLY CONTROLLED 

VERY HIGH FREQUENCY SYNTHESIZER 

by Joun H.  Middleton 
Langley Research Center 
Humpton, Va. 23365 
NASA T N- D-6389...­
e-f 
-. 
t 
N A T I O N A L  AERONAUTICS A N D  SPACE A D M I N I S T R A T I O N  W A S H I N G T O N ,  D. C. SEPTEMBER 1971 

https://ntrs.nasa.gov/search.jsp?R=19710024688 2020-03-23T16:25:52+00:00Z
~.. 
1. 	 Report No. 2. Government Accession No. 
NASA TN D-6389 
12. Sponsoring Agency Name and Address 
National Aeronautics and Space Administration 
Washington, D.C. 20546 
15. Supplementary Notes 
-
16. Abstract 
TECH LIBRARY KAFB, NM
I
llllil1111111111lll111lHI1 Il  
3. Recipient 0132888 
5. Report Date 
September 1971 
6. Performing Organization Code 
8. Performing Organization Report No. 
L-7678 
10. Work Unit No. 
135-23-01-02 
11. Contract or Grant No. 
13. Type of Report and Period Covered 
Technical Note 
14. Sponsoring Agency Code 
A digitally controlled frequency synthesizer, which can replace the multicrystal local 
oscillator in a general aviation navigation receiver,  is described. The development of this 
synthesizer resulted from an effort to  find less  expensive and more reliable methods for 
generating local oscillator frequencies than is currently available by using the multicrystal 
technique. The synthesizer employs a phase-locked loop in which the output of a VCO 
(voltage-controlled oscillator) is digitally divided and phase locked to a stable reference 
frequency. A new technique is used to accomplish the dividing. Because it is digital, the 
synthesizer lends itself readily to  computer control. A breadboard model of the synthesizer 
is described. 
~­
17. 	 Keywords (Suggested by Author(s) ) 18. Distribution Statement 
Phase-lock loop Unclassified - Unlimited 
Local oscillator 
Frequency synthesizer 
19. 	Security Classif. (of this report) 20. Security Classif. (of this page) 21. No. of Pages 22. Price' 
Unclassified Unclassified 19 $3.00 
- .  
For sale by the National Technical Information Service, Springfield, Virginia 22151 
A DIGITALLY CONTROLLED VERY HIGH FREQUENCY SYNTHESIZER 
By Joan H. Middleton 
Langley Research Center 
SUMMARY 
A digitally controlled frequency synthesizer, which can replace the multicrystal 
local oscillator in a general aviation navigation receiver, is described. The development 
of this synthesizer resulted from an effort t o  find less  expensive and more reliable 
methods for generating local oscillator frequencies than is currently available by using 
the multicrystal technique. The synthesizer employs a phase-locked loop in which the 
output of a VCO (voltage-controlled oscillator) is digitally divided and phase locked to a 
stable reference frequency. A new technique is used to accomplish the dividing. 
Because it is digital, the synthesizer lends itself readily to computer control. A bread­
board model of the synthesizer is described. 
INTRODUCTION 
' Frequency synthesizers a r e  used to generate a large number of discrete f re ­
quencies from which one may be selected for use. Such a device finds wide use as a 
laboratory signal source and in the frequency selection function of communications equip­
ment. This paper describes a digitally controlled frequency synthesizer, which is to be 
used as the local oscillator in a general aviation communications and navigation 
(COM/NAV) receiver. The general aviation COM/NAV receiver in this instance re fers  
to that class of equipment used by the private pilot who normally flies a single-engine 
aircraft. Interest in this a r ea  of avionics a r i ses  out of a growing need to reduce the cost 
of avionic equipment, and thereby promote widespread use of navigation aids and other 
services  available through radio communications. 
The frequencies of interest include the VOR (very high frequency omnirange) navi­
gation band ranging from 108 MHz t o  118 MHz and the aircraft communications band from 
118 MHz to 136 MHz. The channel spacing is 100 kHz and 50 kHz, respectively, with the 
possibility of this spacing being reduced to 50 kHz and 25 kHz in the future. Current 
methods for generating the necessary local oscillator frequencies have generally con­
sisted of using as many as 30 t o  40 crystals in a "crystal saver" technique. (See ref. 1.) 
There a r e  two basic approaches possible in a single-crystal synthesizer. One 
approach combines the harmonics of a reference oscillator by mixing and filtering 
(refs. 2 and 3), and the other is the phase-locked loop technique (refs. 3 and 4). Synthe­
s i ze r s  of the former type generally require extensive filtering to minimize the spurious 
sidebands on the output. The phase-locked loop technique was chosen for development 
because of its potential advantages which include: a spectrally pure output which 
requires no filtering; implementation with digital integrated circuits; ease of programing 
due to  the use of digital circuits; and the possible use of microelectronic mass  produc­
tion techniques to  reduce cost. In this approach, the frequency of a VCO (voltage­
controlled oscillator) is divided digitally and phase locked to  a reference oscillator. 
Varying the divider in integer steps causes the VCO to change in steps of the reference 
frequency, and thereby causes the receiver in which it is incorporated to  change 
SYMBOLS 
capacitance of capacitors C1 and C2, respectively 
voltage-variable capacitors 
flip-flops 
selected channel frequency and output of voltage-controlled oscillator 
reference frequency 
filter t ransfer  function 
equation for forward loop gain 
equation for feedback loop gain 
complex variable 
gain of phase detector, volts/radian 
gain of voltage-controlled oscillator, (radians/sec)/volt 
integer which divides frequency Fo 
outputs of flip-flop F1 and F2,  respectively 
reset input of flip-flop F1 
resistances 
set input of flip-flop F1 
Laplace transform 
trigger input of flip-flop F2 
transistor 
supply voltage 
phase-locked loop e r r o r  voltage 
integers 
phase angle of e r r o r  signal 
phase angle of reference signal 
phase angle of voltage-controlled oscillator signal 
frequency, radians/sec 
low-pass filter cutoff frequency, radians/sec 
SYNTHESIZER OPERATION AND DESCRIPTION 
The frequency synthesizer described herein was developed for use as the local 
oscillator in the navigation par t  of a receiver. The VOR navigation band extends from 
108 MHz to 118 MHz, and the receiver has a 10 MHz I.F. (intermediate frequency). 
Therefore, the synthesizer is designed to range from 98 MHz to  108 MHz with 50-kHz 
channel spacing. This range means the receiver will have a 200-channel capability, 
although only 100 channels are currently required. The 50-kHz channel spacing will per­
mit the receiver to  accommodate future expansion of the VOR facilities. 
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THEORY O F  OPEFWTION 
A simplified block diagram of the frequency synthesizer is shown in figure 1. The 
output signal from the VCO with frequency Fo (the desired channel frequency) is fed 
Reference FR - Phase Voltage- Fo=- Filter controlled r *
oscillator detector 
o s c i l l a t o r  
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Figure 1.-Block diagram of d i g i t a l  syn thes i ze r .  
into a variable-digital divider which divides Fo by an integer N. The integer N is 
determined by the selected Fo and has a value such that when the desired Fo is 
attained, Fo/N = FR, where FR is the reference frequency. The phase detector com­
pares  the divider output with the reference frequency t o  determine whether this relation­
ship exists. If FR and Fo/N are not equal, an e r r o r  signal is generated. Since 
phase is the quantity being compared, a frequency difference produces a phase e r r o r  
signal which varies at a rate equal to the frequency e r r o r .  This signal causes the VCO 
to  sweep until its output reaches a frequency such that Fo/N = FR. The loop then 
acquires phase lock. A steady-state phase e r r o r  sufficient to  maintain F o / N  = FR 
exists in the loop. If Fo/N attempts to  change frequency, the phase detector senses a 
phase change and its output varies in a direction to  maintain lock. While in the phase-
locked condition, the VCO output frequency is always a multiple of the reference fre­
quency. A unit change in N causes the output frequency t o  change by an amount FR. 
The filter on the output of the phase detector removes the ripple which is present 
at the reference frequency. The filter res t r ic t s  the capture o r  pull-in capability of the 
loop. The pull-in range is the maximum frequency e r r o r  which can exist and still 
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permit the loop to  achieve lock, This maximum frequency e r r o r  is generally l e s s  than 
the hold-in range, which is the maximum range over which the loop will remain in lock 
once lock is achieved. The pull-in range is determined primarily by the pass band of the 
filter. If the frequency e r r o r  falls very far outside this pass band, the sweep voltage 
from the phase detector is attenuated and is insufficient t o  drive the VCO to  lock. 
Therefore, a coarse-tuning network is provided for tuning the VCO to  within the pull-in 
range of the loop. 
VARIABLE -DIGITAL DIVIDER TECHNIQUE 
The significant feature in the implementation of this phase-locked loop synthesizer 
is the technique employed in the variable divider. The variable divider is designed to 
accept directly the VCO signal with frequency Fo, which ranges from 98 MHz to 
108 MHz. It divides these frequencies by a number N such that the divider output at 
phase lock is the reference frequency, 50 kHz, that is, Fo/N = 50 kHz. Therefore, 
N = F0/50 kHz and ranges from 1960 to  2160 in integer steps for the given range of Fo.-
For example, if Fo = 98.55 MHz, N = 98.55 X 10’ = 1971. 
50 x 103 
Operating at the high input frequencies represented by Fo, a conventional divider, 
which counts up to the selected number of pulses N and then is reset  to 0,  would not be 
able to achieve the reset  operation in the 9 to 10 nanoseconds available between input 
pulses unless subnanosecond logic is used. In order  to circumvent this requirement, a 
unique design for the variable divider was conceived in which the first stage is permitted 
to  f ree  run while the first-stage reset  operation is accomplished with additional control 
circuitry operating at slower speeds. Subsequent stages a r e  designed with reset  as in a 
conventional divider since these stages operate at a fraction of the divider input f re ­
quency and thus do not have to be reset  in a few nanoseconds. 
The variable divider must be capable of counting at least 2160 pulses. For  reasons 
which will  become clear later,  the divider was designed with four stages; the first is a 
divide-by-twenty, the next two a r e  divide-by-tens, and the last is a divide-by-two. A 
block diagram of the divider is shown in figure 2. With this design, the count in the 
fourth stage has a weight of 2000 (that is, the count in this stage is incremented by one 
each t ime a total of 2000 pulses are received), the count in the third stage has a weight 
of 200, the second stage a weight of 20, and the first stage a weight of 1. The desired 
number of pulses to be counted is controlled as indicated in the diagram by the numbers 
selected for W, X, Y, and Z on an input device such as BCD (binary coded decimal) 
thumbwheel switches. The maximum range of each number is shown in figure 2. In 
general, the total number of pulses counted is N = 2000W + 200X + 20Y + Z .  The divider 
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Figure 2.- Block diagram of variable divider. 
output is generated as soon as the last three stages reach a count which coincides with 
the numbers selected for W, X, and Y. 
The inclusion of Z pulses in the total count is accomplished with the aid of the 
first-stage control circuitry. The expression fo r  N can be rewritten as 
N = 2000W + 200X + 20(Y + 1) - (20 - Z). In this fo rm,  the two basic operations which 
take place are indicated. First, near the beginning of each count cycle, the clock pulse 
to  the second stage is controlled to  occur once for every 19 input pulses until 20 - Z 
of these clock pulses have reached that stage. The rest of the t ime the clock pulses 
occur once fo r  every 20 input pulses. The result is that 20 - Z fewer pulses a r e  input 
than should be to  satisfy the count in the last three stages. Second, the second stage is 
forced to  count Y + 1 pulses, and thereby causes 20 extra pulses to  be input. Thus the 
count is reduced by 20 - Z in one operation and increased by 20 in the other operation 
with the result that a net increase of Z pulses occurs. 
The implementation of this procedure required to  count Z pulses consists of the 
following. The reduction of 20 - Z in the number of pulses counted is achieved through 
the first-stage control circuitry. A block diagram of the latter is shown in figure 3. 
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Figure 3 . - Fi r s t - s t age  cont ro l  c i r c u i t r y  log ic .  
The VCO signal drives lA, the first stage, which continually cycles from 0 t o  19. The 
count in 1A is compared through a set of gates with the count in l B ,  another divide-by­
twenty counter which is designed to  count down. Whenever the counts in 1A and 1 B  are 
identical, the comparator generates a clock pulse t o  the second stage. Initially, 20 input 
pulses are counted and the second stage receives a pulse. 1B receives the same clock 
pulse and shifts down one count. Only 19 input pulses a r e  then required before 1A and 1B 
agree again. Each t ime 1B is decremented the next pulse to stage 2 will arr ive after 
only 19 input pulses. Divider l C ,  which is also designed to  count down from 20, keeps 
t r ack  of the number of t imes this condition occurs. When 1C counts down to Z ,  the 
number selected for  the first stage (that is, when 20 - Z clock pulses have reached the 
second stage), then an inhibit signal is generated to  prevent 1 B  f rom being clocked. 
After the next clock pulse to  the second stage, 20 input pulses are required before 1A 
and 1B agree. As long as 1B remains at the same count, the clock pulse t o  stage 2 con­
tinues to  occur after 20 input pulses. The inhibit signal remains until the last three 
stages reach their  selected count and an output is produced. At this t ime, the inhibit is 
removed and 1C is reset to  20. At the same time, stage 2 is reset t o  9 rather than t o  0, 
and thereby requires the second stage t o  count one more clock pulse and thus increases 
the selected Y by one. The last two stages are reset t o  0, and a new count cycle 
begins. 
The particular configuration of the divider was selected because it resulted in a 
one-to-one correspondence between the desired VCO output frequency and the required 
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value of N. For example, if the desired output frequency Fo is 105.75 MHz 
then N =-=Fo 105*75 lo6= 2115. N can be written equivalently as 
FR 50 x 103 
2000(1) + 200(0) + 20(5) + 15. The correct  value of N results when W = 1, X = 0, 
Y = 5, and Z = 15 (15/20 = 0.75). Thus the proper value of N is automatically 
selected if the whole number of MHz of Fo is set into the W, X, and Y inputs shown 
in figure 2 and if the desired fraction of a MHz is selected and then encoded into the 
proper number ranging from 0 to  19 for the Z input. 
Because of the high input frequency from the VCO, the divider was constructed 
with nonsaturating emitter-coupled logic. This logic has propagation delays and r i se  
t imes from 2 t o  5 nanoseconds, depending on the logic function. Therefore, much care  
was exercised in the layout and wiring of the boards. 
VOLTAGE -CONTROLLED OSCILLATOR 
The voltage-controlled oscillator (VCO) shown in figure 4 is a grounded-base con­
figuration with feedback provided through a voltage-variable capacitor D3 from 
D,
.001 MFOutput O E  1 
1.001 pF 
-V 
3 turns,O. 86 cm 
0 

3 . 3  p H  
52 
3.3 p H  
150 52 
D2 * Dl 
A - I ­1,-
Coarse -­- tuning tuning 
Figure 4.- Voltage-controlled oscillator. 
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collector t o  emitter. D3 is variable in order  to prevent overdriving T1  as the fre­
quency is varied. Two voltage-variable capacitors (D1 and D2) connected in parallel 
determine the capacitance of the parallel-tuned tank circuit. The capacitance, and 
hence frequency of the oscillator is varied by either of two control voltages. Capaci­
tor  D1 is tuned by a coarse-tuning voltage which will bring the VCO to  within approxi­
mately 1MHz of the desired frequency. The other capacitor D2 is controlled by the 
fine tuning voltage from the phase detector which locks the VCO to  a multiple of the ref­
erence signal. The output from the VCO which ranges from 98 MHz to 108 MHz feeds a 
buffer amplifier between the VCO and mixer in the receiver. The VCO provides approxi­
mately a l-volt peak-to-peak signal t o  the variable divider and has  a short-term sta­
bility of 2 ppm. 
DIGITAL PHASE DETECTOR 
Phase comparison between the reference signal and divider output takes place in a 
set-reset  flip-flop shown in figure 5. The signal f rom the divider Fo/N is fed to the 
Figure  5.- Phase d e t e c t o r .  
set input, and the reference signal FR tr iggers the rese t  input. The output of the flip-
flop is a pulse whose width is proportional t o  the phase difference between its two inputs. 
The average value of this pulse will yield a dc voltage proportional t o  phase difference 
and thus will provide a control voltage t o  drive the VCO. A simple first-order low-pass 
9 
fi l ter  on the output of the flip-flop would yield the dc voltage; however, a very narrow 
bandwidth filter is required to reduce the 50-kHz ripple on the control voltage to a few 
microvolts. Excessive ripple on the control voltage frequency modulates the VCO and 
produces 50-kHz sidebands on the VCO output. These sidebands need to be attenuated at 
least 60 dB below the desired output. 
A sample and hold type of circuit is used to reduce the amount of ripple on the 
phase detector output and thus the amount of filtering needed. The details are shown in 
figure 5. In this circuit, two capacitors alternately charge and hold a voltage which is 
proportional to the pulse width of the output of the set-reset  flip-flop. The output f rom 
the two capacitors is combined through two diodes connected back to back to obtain a dc 
control voltage. Four pulses in sequence a r e  needed to effect the charging and dis­
charging of the two capacitors. In order  t o  obtain four pulses, the PDM (pulse duration 
modulation) output of the set-reset  flip-flop is used to  toggle a second flip-flop and the 
four states of the two flip-flops a r e  then decoded with AND gates. The outputs of the 
gates a r e  used to  turn on transistors which alternately charge and discharge capaci­
t o r s  C1 and C2, depending on the state of the flip-flops. The operational sequence 
may be better understood by observing the timing diagram in figure 6. This diagram 
Reference ,  
I 1 7 L P h a s e  e r r o r  
I I  I t 
D i v i d e r ,  Fo/N 

I 1 I I 
Ql U U U U U U U U U I 
q 2 ~ - ! +  I I I L-L­
1 ; 1 
I
1 
, 
Discharge  C 1 q I 
I 
I 
i 
I I I I I - r  
' 1 
Charge C1 ! I  n n nnn 
Discharge  C 
2 
Time 

Figure 6.- Phase detector t iming diagram. 
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shows the pulses appearing on the flip-flops and the gates for  a given phase e r r o r  
between the divider and reference signals. It also shows the sequence in which C1 
and C2 are charged and discharged. Times t i  t o  t4 constitute one complete 
charge-discharge cycle. The capacitors charge for a period of t ime directly propor­
tional to the phase e r r o r .  Because of capacitor leakage, there is still a 50-kHz ripple 
on the output of the phase detector. Also, any mismatch between the two circuits which 
are used to  charge and discharge the capacitors contributes a 25-kHz component t o  the 
ripple voltage. Thus, a filter is needed to attenuate these two signals further. 
FILTER 
With no filter on the output of the phase detector, the VCO output exhibits sidebands 
at 25 kHz and 50 kHz which are only 20 dB and 15 dB down, respectively. To reduce these 
sidebands to 60 dB or  more,  an active notch filter at each of those frequencies was first 
attempted, but the selection of component values proved t o  be too critical for practical 
use. A low-pass, second-order Butterworth filter was considered. With a cutoff f re­
quency of 2.5 kHz, this arrangement would give approximately 40-dB attenuation at 
25 kHz and 52-dB attenuation at 50 kHz. An analysis was undertaken to  determine 
whether the feedback system would be unstable with this second-order filter. The trans­
f e r  function for the phase-locked loop was determined and from it an expression for the 
open-loop gain function and open-loop phase shift was obtained. This expression is dis­
cussed in more detail in the appendix. A computer program was written t o  calculate the 
open-loop gain and phase response with frequency. A plot of each is shown in figure 7. 
Bode's criterion for  feedback systems states that a system should be stable if the open-
loop gain falls below unity gain before the open-loop phase shift reaches -180'. Observe 
in figure 7 that the gain is 6.1 dB below the O-dB crossover when the phase shift 
reaches -180O. This gain margin should be sufficient t o  guarantee a stable system. 
These calculations were performed for the worst case value of N, 1960, which is the 
smallest value and yields the largest gain. 
The second-order filter was implemented by using an active filter configuration 
since this type of filter requires only resis tors ,  capacitors, and an operational amplifier. 
The filter is shown in figure 8. The amplifier connected to the output of the filter is 
used for inverting the signal and for isolation. With this filter, the sidebands at 50 kHz 
were found t o  be only 55 dB down. Therefore, a resistance capacitance (RC) network 
with a cutoff frequency of 25 kHz was added t o  the output of the second amplifier. This 
network provided 6 dB more attenuation at 50 kHz and reduced all sidebands on the VCO 
output to  greater than 60 dB. With a cutoff frequency of 25 kHz, the additional stage of 
filtering does not contribute a sufficient amount of additional phase shift to  alter the gain 
margin significantly. 
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Figure 7.- Gain and phase response. 
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Figure 8.- F i l t e r .  
COARSE-TUNING NETWORK 
Before the filter was added, the loop pulled into lock over about a 20-MHz range 
(measured with respect t o  the VCO frequency). This pull-in range was maintained even 
with step changes in phase e r ro r .  The hold-in and pull-in range were the same. With 
the addition of the filtering, the pull-in range was reduced to approximately 2.4  MHz.  
This value corresponds to  a frequency e r r o r  between the reference signal and divider 
output of about 1.2 kHz. This figure is reasonable to expect since the filter starts 
rolling off at 1.0 kHz,  and it is the pr imary factor limiting the pull-in range. 
The coarse-tuning network compensates for the reduced pull-in range by providing 
a voltage which will tune the VCO to  within *l MHz of the desired frequency. The phase 
detector then provides the fine tuning voltage and is capable of providing sufficient volt:-
age variation to enable the loop t o  obtain lock over a 2-MHz range. The coarse-tuning 
network is activated by the frequency selection controls. It consists of a weighted 
resistor configuration and provides step increases in the control voltage to the VCO as 
the selected frequency is increased. 
REFERENCE OSCILLATOR 
The long-term stability of the frequency synthesizer depends on the stability of the 
reference oscillator. The crystal  oscillator, shown in figure 9, supplies a stability of 
10 kR 
kHz 
Figure 9. - Crys ta l  reference o s c i l l a t o r .  
0.005 percent. A high-speed differential voltage comparator is used with a 500-kHz 
crystal  which is connected from the output to the noninverting input. This comparator 
provides positive feedback, and hence, oscillation. R1 and R2 are chosen to  bias the 
dc operating point of the amplifier in the linear region of the output dynamic range of the 
comparator. The output of the comparator is compatible with transistor-transistor logic 
and is used to  drive a decade divider directly. The divider reduces the reference oscil­
lator frequency t o  the desired 50 kHz. 
SYNTHESIZER PERFORMANCE 
The digitally controlled frequency synthesizer operates from 98 MHz to 108 MHz 
in 50-kHz increments. Figure 10 shows a photograph of the output signal of the synthe­
sizer. The spurious sidebands are greater than 60 dB below the output signal. The 
spectrum of the output is shown in the photograph of figure 11. The hold-in range for  
the phase-locked loop is about 4.7 MHz and the pull-in range is about 2.4 MHz. Fre­
quency stability is 0.005 percent. Frequency selection is accomplished with thumbwheel 
switches, Channel switching t ime is on the order of 15 to  40 milliseconds. The speed 
with which the channels may be selected is limited by the thumbwheel switches and 
varies with the digit selected. If switching is accomplished electronically, such as by 
computer command, the worst case channel switching t ime (10-MHz change) is 15 milli­
seconds. The total power consumption is 10 watts. The performance of the synthesizer 
at room temperature is satisfactory. The performance over the full temperature range 
is currently being investigated. 
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Figure 10.- Voltage-control led o s c i l l a t o r  output.  Top, 108 MHz; bottom, 98 MHz; 
v e r t i c a l  s c a l e ,  0.5 V/div. ; h o r i z o n t a l  s c a l e ,  5 ns/div. 
Figure ll.- Voltage-control led o s c i l l a t o r  output  spectrum. LeCt-hand s i d e ,  98 MHz; 
r ight-hand s i d e ,  108 MHz; v e r t i c a l  s c a l e ,  10 dB/large div. ; h o r i z o n t a l  s c a l e ,  
30 kHz/large div. 
I- 

MODIFICATIONS FOR EXPANSION OF THE SYNTHESIZER 
A s  noted, this frequency synthesizer was designed specifically for the navigation 
band, and it includes channel spacing of 50 kHz to handle future VOR system expansion. 
A s imi la r  design applies for the local oscillator in the communications section of the 
receiver. The pr imary  modification required is to  change the VCO frequency range to  
cover 108 MHz to  126 MHz. If 25-kHz channel spacing is desired in order  t o  handle the 
future expansion of the communications band, a few additional modifications of the design 
as presented a r e  required. The reference frequency must be reduced by a factor of two, 
and this reduction can be accomplished with the addition of a flip-flop. Likewise, the 
divider will require an additionai flip-flop. For ease  in relating the desired frequency 
to the required value of N ,  the flip-flop should be added to the first stage, making the 
latter a divide-by-forty, ra ther  than a divide-by-twenty. Reducing channel spacing to 
25 kHz will also produce stronger sidebands at 25 kHz and add some at 12.5 kHz; as a 
result, a reduction in the low-pass fi l ter  bandwidth is required. With the consequent 
reduction in loop bandwidth, the pull-in range will be decreased and heavier dependence 
will be placed on the coarse-tuning network. The latter may possibly be improved suffi­
ciently by providing step changes in voltage for smaller  increments in frequency. 
CONCLUDING REMARKS 
A digitally controlled frequency synthesizer f o r  the very high frequency (VHF) 
navigation band was constructed by using the phase-locked loop technique. The same 
design can be readily modified for the communications band and for narrower channel 
spacing. A unique technique for performing the divider reset  operation without actually 
resetting the first stage was developed to overcome the high-speed logic requirements of 
a conventional divider. This technique can be applied in even higher frequency synthe­
s i ze r s  where the divider speed requirements exceed the state-of-the-art logic. The 
digital synthesizer, because of the techniques employed, can take advantage of the mass  
production techniques of medium-scale and large-scale integration which a re  a potential 
source of cost reduction and increased reliability. 
Langley Research Center, 
National Aeronautics and Space Administration , 
Langley Station, Hampton, Va., June 25, 1971. 
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APPENDIX 
STABILITY ANALYSIS WITH A SECOND-ORDER FILTER 
The phase-locked loop may be analyzed as a simple feedback system with phase as 
the variable of interest. Figure 12 shows a mathematical model of the feedback system. 
r-- - - I------ 

I Phase detector -I o3GercOntTo1eTil I
I 
I 7I 7 oscillator I (P&)I 
I I t
KP I 1  
I I I _ _ _ _1 I_ - _ _ _ _ _  J I _ _ _ _ _ _ _ _  I 
Figure 12.- Mathematical model. 
The input is C#IR(s), the phase angle of the reference signal, and the output is Q0(s), the 
phase angle of the VCO signal. The phase detector can be approximated by a summer 
with a gain of % volts/radian. The loop filter has a transfer function F(s) and the 
VCO can be represented by a gain function & (radians/sec)/volt and an integrator 
which integrates frequency to  phase. Since the divider divides the VCO frequency, 
1/N is included in the forward loop as part of the VCO gain. 
The transfer function of the closed loop is given by 
where 
H(s) = 1 
Feedback theory states that whenever G(s) H(s) = -1, the transfer function in equa­
tion (Al) has poles in the right-hand half-plane and the system is unstable. This 
relationship is equivalent t o  the Bode criteria which says that the system should be 
stable if the open-loop gain function H(jw) G(jw) falls below unity gain before the 
17 
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APPENDIX - Concluded 
open-loop phase shift reaches -180'. In order  to apply the latter cri teria in examining 
the system's stability, a plot of open-loop gain and open-loop phase is necessary. 
From equation (Al) the magnitude IH(jw) G(jw) I is given by 
A second-order Butterworth filter was used in this analysis; therefore, 
and 
where 
Kp = 7T volts/radian 
Kv = 2&.8 X lo6> (radians/sec)/volt 
wo = 2d2.5 X 103) radians/sec 
N = 1960 
The phase angle of H(jw) G(jw) is given by 
LH(jw) G(jw) = -2
2 
+ LF(jw) 
G o w* - arctan
2 wo2 - w2 
From equations (A2) and (A3), the gain and phase response curves of figure 7 were 
obtained. The phase and gain margins a r e  shown on the plots and indicate that the system 
is stable if a second-order filter with a cutoff at 2.5 kHz is used. 
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